( en | de | ru )

 

Disambiguation of "Hosabettu, Ravi"

Author of the publication

copydeleteadd this publication to your clipboard
Verifying Advanced Microarchitectures that Support Speculation and Exceptions.

, , and . CAV, volume 1855 of Lecture Notes in Computer Science, page 521-537. Springer, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ravi Walli

Mylapore Ravi

Holger Raviol

Jewgeni Ravik

Fausto Ravida

 

Other publications of authors with the same name

Verifying Advanced Microarchitectures that Support Speculation and Exceptions., , and . CAV, volume 1855 of Lecture Notes in Computer Science, page 521-537. Springer, (2000)Formal Verification of a Complex Pipelined Processor., , and . Formal Methods Syst. Des., 23 (2): 171-213 (2003)Formalization and Proof of a Solution to the PCI 2.1 Bus Transaction Ordering Problem., , and . FMCAD, volume 1522 of Lecture Notes in Computer Science, page 237-254. Springer, (1998)Formal modeling and validation applied to a commercial coherent bus: a case study., , , , and . CHARME, volume 105 of IFIP Conference Proceedings, page 48-62. Chapman & Hall, (1997)A Proof of Correctness of a Processor Implementing Tomasulo's Algorithm without a Reorder Buffer., , and . CHARME, volume 1703 of Lecture Notes in Computer Science, page 8-22. Springer, (1999)A Practical Methodology for Verifying Pipelined Microarchitectures., , and . IEEE Des. Test Comput., 20 (4): 4-14 (2003)Decomposing the Proof of Correctness of pipelined Microprocessors., , and . CAV, volume 1427 of Lecture Notes in Computer Science, page 122-134. Springer, (1998)On the Ordinary Line Problem in Computational Geometry., , and . Nord. J. Comput., 4 (4): 330-341 (1997)Formalization and Analysis of a Solution to the PCI 2.1 Bus Transaction Ordering Problem, , , and . Formal Methods in System Design, 16 (1): 93-119 (2000)10.1023/A:1008729625855.