( en | de | ru )

 

Disambiguation of "Karanth, Avinash"

Author of the publication

copydeleteadd this publication to your clipboard
CSCNN: Algorithm-hardware Co-design for CNN Accelerators using Centrosymmetric Filters.

, , , and . HPCA, page 612-625. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Avinash Vyas

Avinash Sudhodanan

Avinash Sidhu

Avinash Sonawane

Avinash Burla

 

Other publications of authors with the same name

SPACX: Silicon Photonics-based Scalable Chiplet Accelerator for DNN Inference., , and . HPCA, page 831-845. IEEE, (2022)4-Input NAND and NOR Gates Based on Two Ambipolar Schottky Barrier FinFETs., , , and . ICECS, page 1-4. IEEE, (2020)Scaling Deep-Learning Inference with Chiplet-based Architecture and Photonic Interconnects., , and . DAC, page 931-936. IEEE, (2021)HSCONN: Hardware-Software Co-Optimization of Self-Attention Neural Networks for Large Language Models., , and . ACM Great Lakes Symposium on VLSI, page 736-741. ACM, (2024)Reflections of Cybersecurity Workshop for K-12 Teachers., , , , , , and . SIGCSE (1), page 987-993. ACM, (2023)Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators., and . HiPC, page 232-241. IEEE, (2021)IntelliNoC: a holistic design framework for energy-efficient and reliable on-chip communication for manycores., , , and . ISCA, page 589-600. ACM, (2019)Flumen: Dynamic Processing in the Photonic Interconnect., , , and . ISCA, page 75:1-75:13. ACM, (2023)RETUNES: Reliable and Energy-Efficient Network-on-Chip Architecture., and . ICCD, page 488-495. IEEE Computer Society, (2018)DAGGER: Exploiting Language Semantics for Program Security in Embedded Systems., , , , and . ISQED, page 1-7. IEEE, (2023)