Author of the publication

Investigating Nanowire, Nanosheet and Forksheet FET Hot-Carrier Reliability via TCAD Simulations: Invited Paper.

, , , , , , , , and . IRPS, page 1-10. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ESD characterisation of a-IGZO TFTs on Si and foil substrates., , , , , , , , and . ESSDERC, page 276-279. IEEE, (2017)Active-lite interposer for 2.5 & 3D integration., , , , , , , , , and 5 other author(s). VLSIC, page 222-. IEEE, (2015)ESD characterization of planar InGaAs devices., , , , , , , , , and 7 other author(s). IRPS, page 3. IEEE, (2015)ESD protection diodes in optical interposer technology., , , , , , and . ICICDT, page 1-4. IEEE, (2015)Processing active devices on Si interposer and impact on cost., , , , , , , , , and . 3DIC, page TS11.2.1-TS11.2.4. IEEE, (2015)ESD diodes with Si/SiGe superlattice I/O finFET architecture in a vertically stacked horizontal nanowire technology., , , , and . ESSDERC, page 194-197. IEEE, (2018)Co-integration Process Compatible Input/Output (I/O) Device Options for GAA Nanosheet Technology., , , , , , , , and . ESSDERC, page 265-268. IEEE, (2022)Scaling CMOS beyond Si FinFET: an analog/RF perspective., , , , , , , , , and 4 other author(s). ESSDERC, page 158-161. IEEE, (2018)Thermal Considerations for Block-Level PPA Assessment in Angstrom Era: A Comparison Study of Nanosheet FETs (A10) & Complementary FETs (A5)., , , , , , , , , and 6 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2024)Comphy - A compact-physics framework for unified modeling of BTI., , , , , , , , , and 4 other author(s). Microelectron. Reliab., (2018)