( en | de | ru )

 

Disambiguation of "Sachdev, Manoj"

Author of the publication

copydeleteadd this publication to your clipboard
Catastrophic Defects Oriented Testability Analysis of a Class AB Amplifier.

. DFT, page 319-326. IEEE Computer Society, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ramgopal Sachdev

Slavica Manojlovic

Hermann Sachdev

Manoj Kakkassery

Manoj Khanal

 

Other publications of authors with the same name

Suppression of on-chip power supply noise generated by a 64-bit static logic ALU block., , , and . VLSI-SoC, page 201-206. IEEE, (2012)A soft error robust 32kb SRAM macro featuring access transistor-less 8T cell in 65-nm., , and . VLSI-SoC, page 275-278. IEEE, (2012)A 0.8V Delta-Sigma modulator using DTMOS technique., and . ISCAS (4), page 3684-3687. IEEE, (2005)Voltage-Boosted Synchronizers., , , and . ACM Great Lakes Symposium on VLSI, page 307-312. ACM, (2015)Strengthening PUFs using Composition., , , and . ICCAD, page 1-8. ACM, (2019)An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1187-1195 (2009)A novel voltage-programmed pixel circuit with VT-shift compensation for AMOLED displays., , , , and . CICC, page 1-4. IEEE, (2013)A Parametric DFT Scheme for STT-MRAMs., , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (7): 1685-1696 (2019)A 5-Gb/s CDR Circuit With Automatically Calibrated Linear Phase Detector., and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (3): 796-803 (2008)Energy-Efficient Full-Swing Logic Circuits With Unipolar TFTs on Flexible Substrates., , , , and . IEEE J. Solid State Circuits, 56 (6): 1949-1958 (2021)