( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Way Halted Prediction Cache: An Energy Efficient Cache Architecture for Embedded Processors.

, , и . VLSID, стр. 65-70. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Biju John

Biju Mathew

Aman K K Bhasin

Biju Jose Thanka Nadar

K Amann

 

Другие публикации лиц с тем же именем

LAMCS: A leakage aware DVFS based mixed task set scheduler for multi-core processors., , и . Sustain. Comput. Informatics Syst., (2017)SACRED: Software Approach for Collaboration and Research Dissemination., , , и . Int. J. e Collab., 19 (1): 1-20 (2023)Variants of Priority Scheduling Algorithms for Reducing Context-Switches in Real-Time Systems., , , и . ICDCN, том 4308 из Lecture Notes in Computer Science, стр. 466-478. Springer, (2006)DTLB: Deterministic TLB for Tightly Bound Hard Real-Time Systems., , и . VLSID, стр. 207-212. IEEE Computer Society, (2017)EFFS: Efficient Flash File System for Wireless Sensor Nodes., , , и . ESA, стр. 159-168. CSREA Press, (2007)Simulation based Performance Study of Cache Coherence Protocols., , и . iNIS, стр. 125-130. IEEE, (2015)Way Halted Prediction Cache: An Energy Efficient Cache Architecture for Embedded Processors., , и . VLSID, стр. 65-70. IEEE Computer Society, (2015)SMILEY: A Mixed-Criticality Real-Time Task Scheduler for Multicore Systems., , и . DS-RT, стр. 55-62. IEEE Computer Society, (2018)Energy efficient real-time scheduling algorithm for mixed task set on multi-core processors., , , и . Int. J. Embed. Syst., 9 (6): 523-534 (2017)MOESIL: A Cache Coherency Protocol for Locked Mixed Criticality L1 Data Cache., , , и . DS-RT, стр. 1-8. IEEE, (2021)