Author of the publication

A Low-Power High-Throughput In-Memory CMOS-ReRAM Accelerator for Large-Scale Deep Residual Neural Networks.

, , , , , and . ASICON, page 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Revisiting Pass-Transistor Logic Styles in a 12nm FinFET Technology Node., , , , , , and . DATE, page 1083-1084. IEEE, (2022)AFPR-CIM: An Analog-Domain Floating-Point RRAM -based Compute- In- Memory Architecture with Dynamic Range Adaptive FP-ADC., , , , , and . DATE, page 1-6. IEEE, (2024)An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar., , , , , , and . ISLPED, page 1-6. IEEE, (2017)A 3D multi-layer CMOS-RRAM accelerator for neural network., , , , , , and . 3DIC, page 1-5. IEEE, (2016)On-line machine learning accelerator on digital RRAM-crossbar., , and . ISCAS, page 113-116. IEEE, (2016)A Low-Power High-Throughput In-Memory CMOS-ReRAM Accelerator for Large-Scale Deep Residual Neural Networks., , , , , and . ASICON, page 1-4. IEEE, (2019)SEALS: sensitivity-driven efficient approximate logic synthesis., , , , , , , , , and . DAC, page 439-444. ACM, (2022)Racetrack memory-based encoder/decoder for low-power interconnect architectures., , , and . SAMOS, page 281-287. IEEE, (2016)LTNN: An energy-efficient machine learning accelerator on 3D CMOS-RRAM for layer-wise tensorized neural network., , and . SoCC, page 280-285. IEEE, (2017)High-accuracy Low-power Reconfigurable Architectures for Decomposition-based Approximate Lookup Table., , , , , and . DATE, page 1-6. IEEE, (2023)