From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Analysis of digital circuits through symbolic reduction., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (11): 1356-1371 (1991)Rtdt: A Front-End for Efficient Model Checking of Synchronous Timing Diagrams., , , и . CAV, том 2102 из Lecture Notes in Computer Science, стр. 387-390. Springer, (2001)Model Checking and Abstraction.. SARA, том 2371 из Lecture Notes in Computer Science, стр. 1-17. Springer, (2002)Model Checking Synchronous Timing Diagrams., , , и . FMCAD, том 1954 из Lecture Notes in Computer Science, стр. 283-298. Springer, (2000)A Unified Approach For Showing Language Containment And Equivalence Between Various Types Of Omega-Automata., , и . CAAP, том 431 из Lecture Notes in Computer Science, стр. 103-116. Springer, (1990)An Analysis of SAT-Based Model Checking Techniques in an Industrial Environment., , , , и . CHARME, том 3725 из Lecture Notes in Computer Science, стр. 254-268. Springer, (2005)Timing Verification by Successive Approximation., , , и . CAV, том 663 из Lecture Notes in Computer Science, стр. 137-150. Springer, (1992)Translating Software Designs for Model Checking., , , и . FASE, том 2984 из Lecture Notes in Computer Science, стр. 324-338. Springer, (2004)Minimal length test vectors for multiple-fault detection., и . Theor. Comput. Sci., 315 (1): 191-208 (2004)Combining Software and Hardware Verification Techniques., , , , и . Formal Methods Syst. Des., 21 (3): 251-280 (2002)