( en | de | ru )

 

Disambiguation of "Chakrabartty, Shantanu"

Author of the publication

copydeleteadd this publication to your clipboard
ADC-Less 3D-NAND Compute-in-Memory Architecture Using Margin Propagation.

, , , , and . MWSCAS, page 89-92. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shantanu Kangude

Shantanu Pandey

Shantanu Mukherjee

Shantanu Pandey

 

Other publications of authors with the same name

Feasibility of hybrid ultrasound-electrical nerve stimulation for electroceuticals., and . ISCAS, page 1-4. IEEE, (2017)Design and Characterization of a Silver-enhanced Gold Nanoparticle-based Biochip., , , and . ISCAS, page 2433-2436. IEEE, (2009)Power dissipation limits and large margin in wireless sensors., and . ISCAS (4), page 832-835. IEEE, (2003)Secure dynamic authentication of passive assets and passive IoTs using self-powered timers., and . ISCAS, page 1-4. IEEE, (2017)A Unified Perspective of Evolutionary Game Dynamics Using Generalized Growth Transforms., and . CoRR, (2018)HPMAP: A Hash-Based Privacy-Preserving Mutual Authentication Protocol for Passive IoT Devices Using Self-Powered Timers., , , and . ICC, page 1-6. IEEE, (2018)Self-powered Sensing and Time-Stamping of Tampering Events., , , and . MWSCAS, page 968-971. IEEE, (2018)Exploiting Jump-Resonance Hysteresis in Silicon Auditory Front-Ends for Extracting Speaker Discriminative Formant Trajectories., , and . IEEE Trans. Biomed. Circuits Syst., 7 (4): 389-400 (2013)Process, Bias, and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (1): 128-141 (January 2023)ADC-Less 3D-NAND Compute-in-Memory Architecture Using Margin Propagation., , , , and . MWSCAS, page 89-92. IEEE, (2023)