Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks.

Y. Li, J. Park, M. Alian, Y. Yuan, Z. Qu, P. Pan, R. Wang, A. Schwing, H. Esmaeilzadeh, and N. Kim. MICRO, page 175-188. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Schapur Aliani

Huschang Aliani

Lucia Alianelli

Farhad Aliani

Schahin Aliani

Other publications of authors with the same name

IDIO: Network-Driven, Inbound Network Data Orchestration on Server Processors.M. Alian, S. Agarwal, J. Shin, N. Patel, Y. Yuan, D. Kim, R. Wang, and N. Kim. MICRO, page 480-493. IEEE, (2022)Planaria: Dynamic Architecture Fission for Spatial Multi-Tenant Acceleration of Deep Neural Networks.S. Ghodrati, B. Ahn, J. Kim, S. Kinzer, B. Yatham, N. Alla, H. Sharma, M. Alian, E. Ebrahimi, N. Kim and 2 other author(s). MICRO, page 681-697. IEEE, (2020)Data Direct I/O Characterization for Future I/O System Exploration.M. Alian, Y. Yuan, J. Zhang, R. Wang, M. Jung, and N. Kim. ISPASS, page 160-169. IEEE, (2020)VIP: Virtual Performance-State for Efficient Power Management of Virtual Machines.K. Kang, M. Alian, D. Kim, J. Huh, and N. Kim. SoCC, page 237-248. ACM, (2018)SmartDIMM: In-Memory Acceleration of Upper Layer Protocols.N. Patel, A. Mamandipoor, M. Nouri, and M. Alian. HPCA, page 312-329. IEEE, (2024)Application-Transparent Near-Memory Processing Architecture with Memory Channel Network.M. Alian, S. Min, H. Asgharimoghaddam, A. Dhar, D. Wang, T. Roewer, A. McPadden, O. O'Halloran, D. Chen, J. Xiong and 3 other author(s). MICRO, page 802-814. IEEE Computer Society, (2018)XFM: Accelerated Software-Defined Far Memory.N. Patel, A. Mamandipoor, D. Quinn, and M. Alian. MICRO, page 769-783. ACM, (2023)Profiling an Architectural Simulator.N. Taheri, A. Manely, A. Pang, and M. Alian. ISPASS, page 233-235. IEEE, (2022)Profiling gem5 Simulator.J. Umeike, N. Patel, A. Manley, A. Mamandipoor, H. Yun, and M. Alian. ISPASS, page 103-113. IEEE, (2023)NMAP: Power Management Based on Network Packet Processing Mode Transition for Latency-Critical Workloads.K. Kang, G. Park, H. Kim, M. Alian, N. Kim, and D. Kim. MICRO, page 143-154. ACM, (2021)

BibSonomy

Disambiguation of "Alian, Mohammad"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks.

Please choose a person to relate this publication to

Schapur Aliani

Huschang Aliani

Lucia Alianelli

Farhad Aliani

Schahin Aliani

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Alian, Mohammad"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks.

Please choose a person to relate this publication to

Schapur Aliani

Huschang Aliani

Lucia Alianelli

Farhad Aliani

Schahin Aliani

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks.