( en | de | ru )

 

Disambiguation of "Chivapreecha, Sorawat"

Author of the publication

copydeleteadd this publication to your clipboard
Bi-Minimax Design of Even-Order Variable Fractional-Delay FIR Digital Filters.

, , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (8): 1766-1774 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Chivapreecha, Sorawat
add a person with the name Chivapreecha, Sorawat
 

Other publications of authors with the same name

Chaotic encoder-decoder on FPGA for crypto system., , , , and . APSIPA, page 1-5. IEEE, (2014)An FPGA Architecture for ASIC-FPGA Co-design to Streamline Processing of IDSs., , , and . CTS, page 412-417. IEEE Computer Society, (2016)Real-Time Zero-Phase Digital Filter Using Recurrent Neural Network., and . APCCAS, page 348-352. IEEE, (2023)Wiring control by RTL design for reconfigurable wave-pipelined circuits., , and . APSIPA, page 1-6. IEEE, (2014)Low-Complexity and High-Modularity Structure for Implementing Transient-Free Pascal-Delay Filter., , and . IEEE Trans. Signal Process., 65 (23): 6233-6243 (2017)A New PAPR Reduction Technique for OFDM-WLAN in 802.11a Systems., , , and . SNPD, page 179-184. IEEE Computer Society, (2008)Suitable altitude for long-operated communication high altitude balloon with experimental flights., , , and . KST, page 169-174. IEEE, (2016)Low complexity artificial neural network unit for sugar content detection in microwave sensor system., , and . APSIPA, page 1-4. IEEE, (2014)Bi-Minimax Design of Even-Order Variable Fractional-Delay FIR Digital Filters., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (8): 1766-1774 (2012)A Cubic Hermite variable fractional delay filter., , and . ISPACS, page 1-4. IEEE, (2011)