( en | de | ru )

 

Disambiguation of "Lapotre, Vianney"

Author of the publication

copydeleteadd this publication to your clipboard
Machine Learning For Security: The Case of Side-Channel Attack Detection at Run-time.

, , , , , , , and . ICECS, page 485-488. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vianney Bizimana

Vianney Jouhet

 

Other publications of authors with the same name

PAnTHErS: A Prototyping and Analysis Tool for Homomorphic Encryption Schemes., , and . SECRYPT, page 359-366. SciTePress, (2017)A novel lightweight hardware-assisted static instrumentation approach for ARM SoC using debug components., , , , , , and . AsianHOST, page 92-97. IEEE, (2018)NIGHTs-WATCH: a cache-based side-channel intrusion detector using hardware performance counters., , , , , and . HASP@ISCA, page 1:1-1:8. ACM, (2018)The Kingsguard OS-level mitigation against cache side-channel attacks using runtime detection., , , , and . Ann. des Télécommunications, 77 (11-12): 731-747 (2022)Automated exploration of homomorphic encryption scheme input parameters., , and . J. Inf. Secur. Appl., (2020)FLUSH + PREFETCH: A countermeasure against access-driven cache-based side-channel attacks., , , , and . J. Syst. Archit., (2020)Machine Learning For Security: The Case of Side-Channel Attack Detection at Run-time., , , , , , , and . ICECS, page 485-488. IEEE, (2018)Toward Secured IoT Devices: A Shuffled 8-Bit AES Hardware Implementation., , , and . ISCAS, page 1-4. IEEE, (2020)Work in Progress: Thwarting Timing Attacks in Microcontrollers using Fine-grained Hardware Protections., , , , , , , and . EuroS&P Workshops, page 304-310. IEEE, (2023)Run-time Detection of Prime + Probe Side-Channel Attack on AES Encryption Algorithm., , , , , and . GIIS, page 1-5. IEEE, (2018)