( en | de | ru )

 

Disambiguation of "Benedetto, Luigi Di"

Author of the publication

copydeleteadd this publication to your clipboard
µW Pre-processing Unit for Virtual Sensors Based on Tri-axial Smart Accelerometers.

, , , , and . NEWCAS, page 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Barbara Di Benedetto

Patrizia Di Benedetto

Luigi Di Matteo

Benedetto Risio

Luigi Sportelli

 

Other publications of authors with the same name

Highly-accurate binary tiny neural network for low-power human activity recognition., , , , , and . Microprocess. Microsystems, (November 2021)Multiplier-Less Stream Processor for 2D Filtering in Visual Search Applications., , , , and . IEEE Trans. Circuits Syst. Video Technol., 28 (1): 267-272 (2018)A Bit-Line Voltage Sensing Circuit With Fused Offset Compensation and Cancellation Scheme., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (10): 1633-1637 (2019)A Partially Binarized Hybrid Neural Network System for Low-Power and Resource Constrained Human Activity Recognition., , , , , and . IEEE Trans. Circuits Syst., 67-I (11): 3893-3904 (2020)Linear organic transistor based temperature sensor between 230 and 330 K., , and . IEEE SENSORS, page 1-4. IEEE, (2021)Low-Power Anomaly Detection and Classification System based on a Partially Binarized Autoencoder for In-Sensor Computing., , , , , and . ICECS, page 1-5. IEEE, (2021)Design and FPGA implementation of a real-time processor for the HDR conversion of images and videos., , and . CEEC, page 192-197. IEEE, (2016)Design of Digital Controller for SVPWM Algorithm with Real-Time Control of the Output Amplitude and Switching Frequency., , , , , and . ISCAS, page 1-5. IEEE, (2021)A Novel 4H-SiC UV Photo-transistor based on a Shallow Mesa Structure., , and . ESSDERC, page 246-249. IEEE, (2019)A FPGA HardWare Architecture for AZSPWM Based on a Taylor Series Decomposition., , , , and . ApplePies, volume 1036 of Lecture Notes in Electrical Engineering, page 73-81. Springer, (2022)