Author of the publication

Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction.

, , , , and . MICRO, page 81-92. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Energy-Driven Statistical Sampling: Detecting Software Hotspots., , and . PACS, volume 2325 of Lecture Notes in Computer Science, page 110-129. Springer, (2002)Memory-System Design Considerations for Dynamically-Scheduled Processors., , , and . ISCA, page 133-143. ACM, (1997)Complexity/Performance Tradeoffs with Non-Blocking Loads., and . ISCA, page 211-222. IEEE Computer Society, (1994)Cache Consistency in Hierarchical-Ring-Based Multiprocessors., , and . SC, page 348-357. IEEE Computer Society, (1992)Feline: Fast Elliptical Lines for Anisotropic Texture Mapping., , , and . SIGGRAPH, page 243-250. ACM, (1999)Automated Provisioning of Shared Services., , , , and . Integrated Network Management, page 848-851. IEEE, (2007)Quantifying the energy consumption of a pocket computer and a Java virtual machine., , , , and . SIGMETRICS, page 252-263. ACM, (2000)New Products., and . IEEE Pervasive Computing, 5 (2): 6-7 (2006)Policies for Dynamic Clock Scheduling., , , , and . OSDI, page 73-86. USENIX Association, (2000)How Useful Are Non-Blocking Loads, Stream Buffers and Speculative Execution in Multiple Issue Processors?, , and . HPCA, page 78-89. IEEE Computer Society, (1995)