Author of the publication

Algorithm-Hardware Co-Optimization of the Memristor-Based Framework for Solving SOCP and Homogeneous QCQP Problems.

, , , , , and . CoRR, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of high-speed low-power polar BP decoder using emerging technologies., , and . SoCC, page 312-316. IEEE, (2016)ADMM-NN: An Algorithm-Hardware Co-Design Framework of DNNs Using Alternating Direction Methods of Multipliers., , , , , , , and . ASPLOS, page 925-938. ACM, (2019)A Majority Logic Synthesis Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits., , , , , , and . ACM Great Lakes Symposium on VLSI, page 189-194. ACM, (2019)SCRA: Systolic-Friendly DNN Compression and Reconfigurable Accelerator Co-Design., , , , and . ISPA/BDCloud/SocialCom/SustainCom, page 500-507. IEEE, (2023)Optimizing the Incremental Update Mechanism by Inlaying File Indexes on Flash Storage., , , , , and . NVMSA, page 56-61. IEEE, (2023)Optimizing the Performance of NDP Operations by Retrieving File Semantics in Storage., , , , , , and . DAC, page 1-6. IEEE, (2023)Data-Quality-Driven Federated Learning for Optimizing Communication Costs., , , , , , and . ICPADS, page 1484-1491. IEEE, (2023)A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture., , , , , , , , , and 3 other author(s). ISSCC, page 138-140. IEEE, (2019)BGS: Accelerate GNN training on multiple GPUs., , , , , , , and . J. Syst. Archit., (2024)CEIU: Consistent and Efficient Incremental Update mechanism for mobile systems on flash storage., , , , , and . J. Syst. Archit., (2024)