( en | de | ru )

 

Disambiguation of "Parmar, Vivek"

Author of the publication

copydeleteadd this publication to your clipboard
Low-Power Hardware-Based Deep-Learning Diagnostics Support Case Study.

, , and . BioCAS, page 1-4. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sumit Parmar

Nagarajavel Vivekananthan

Divya Parmar

Amandeep Parmar

Vivek Venkataramani

 

Other publications of authors with the same name

Exploring Memory-Oriented Design Optimization of Edge AI Hardware for Extended Reality Applications., , , , , and . IEEE Micro, 43 (6): 40-49 (November 2023)Design Exploration of Hybrid CMOS-OxRAM Deep Generative Architectures., and . CoRR, (2018)SLIM: Simultaneous Logic-in-Memory Computing Exploiting Bilayer Analog OxRAM Devices., , , , , and . CoRR, (2018)OXRAM based ELM architecture for multi-class classification applications., , , and . IJCNN, page 1-8. IEEE, (2015)Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE using OxRAM Crossbar., , , , , , and . ISCAS, page 1-5. IEEE, (2020)Design Exploration of IoT centric Neural Inference Accelerators., and . ACM Great Lakes Symposium on VLSI, page 391-396. ACM, (2018)Low-Power Hardware-Based Deep-Learning Diagnostics Support Case Study., , and . CoRR, (2022)Neuromorphic hybrid RRAM-CMOS RBM architecture., , , , and . NVMTS, page 1-6. IEEE, (2015)Demonstration of SMT-reflow Immune and SCA-resilient PUF on 28nm RRAM device array., , , , , , , , , and 1 other author(s). IMW, page 1-4. IEEE, (2023)Design of an Optimized CMOS ELM Accelerator., , , and . VLSID, page 443-447. IEEE, (2019)