( en | de | ru )

 

Disambiguation of "Wirthlin, Michael J."

Author of the publication

copydeleteadd this publication to your clipboard
Post Synthesis Level Power Modeling of FPGAs.

, , , and . FCCM, page 281-282. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Michael J Thate

Michael J Grabher

Michael J Munkert

Michael J Schramm

Michael J Hartmann

 

Other publications of authors with the same name

Multitasking Hardware on the SLAAC1-V Reconfigurable Computing System., , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 806-815. Springer, (2002)Placement of repair circuits for in-field FPGA repair., , , , , and . FPGA, page 115-124. ACM, (2013)An Introduction to Radiation-Induced Failure Modes and Related Mitigation Methods For Xilinx SRAM FPGAs., , , , , and . ERSA, page 139-145. CSREA Press, (2008)Reliable Communications Using FPGAs in High-Radiation Environments - Part I: Characterization., , , and . ICC, page 1-5. IEEE, (2010)High-Reliability FPGA-Based Systems: Space, High-Energy Physics, and Beyond.. Proc. IEEE, 103 (3): 379-389 (2015)Maverick: A Stand-alone CAD Flow for Xilinx 7-Series FPGAs., , , and . FPGA, page 306-307. ACM, (2019)Impact of Soft Errors on Large-Scale FPGA Cloud Computing., and . FPGA, page 272-281. ACM, (2019)Reconfigurable Real-Time Video Pipelines on SRAM-based FPGAs., and . ReConFig, page 1-7. IEEE, (2019)DSynth: A Pipeline Synthesis Environment for FPGAs., and . FCCM, page 343-344. IEEE Computer Society, (2006)Noise impact of single-event upsets on an FPGA-based digital filter., , , , and . FPL, page 38-43. IEEE, (2009)