( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Sub-µs Wake-Up Time Power Gating Technique With Bypass Power Line for Rush Current Support.

, , , и . IEEE J. Solid State Circuits, 44 (4): 1178-1183 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kenichi Ishikawa

Nina Kawasaki

Kenichi Kida

Kenichi Moriya

Kenichi Shinohara

 

Другие публикации лиц с тем же именем

Single-chip multi-processor integrating quadruple 8-way VLIW processors with interface timing analysis considering power supply noise., , , , и . ASP-DAC, стр. 541-546. IEEE, (2006)A 12.5+12.5Gb/s full-duplex plastic waveguide interconnect., , , , , , , , , и . ISSCC, стр. 150-152. IEEE, (2011)A Sub-µs Wake-Up Time Power Gating Technique With Bypass Power Line for Rush Current Support., , , и . IEEE J. Solid State Circuits, 44 (4): 1178-1183 (2009)A millimeter-wave intra-connect solution., , , , , , , , , и . ISSCC, стр. 414-415. IEEE, (2010)Modelling wages and prices for the smaller OECD countries, , и . Working papers / OECD, Department of Economics and Statistics OECD, Paris, (1990)Peak power reduction of a sensor network processor fabricated with Deeply Depleted Channel transistors in 65nm technology., , , , , , и . ISQED, стр. 422-429. IEEE, (2013)A versatile multi-modality serial link., , , , , , , и . ISSCC, стр. 332-334. IEEE, (2012)The saving behaviour of Japanese households. Working papers / OECD Economics and Statistics Department Organisation for Economic Co-operation and Development, Paris, (1990)