( en | de | ru )

 

Disambiguation of "Masera, Guido"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient Implementation Techniques for Maximum Likelihood-Based Error Correction for JPEG2000.

, , , and . IEEE Trans. Circuits Syst. Video Techn., 19 (4): 591-596 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bruno Remo Guidotti

Sauter Guido

Curt Guido

Isabella Guido

Luca Guido

 

Other publications of authors with the same name

Hierarchical power supply noise evaluation for early power grid design prediction., , , and . SLIP, page 183-188. ACM, (2001)Coupled electro-thermal modeling and optimization of clock networks., , , , and . Microelectron. J., 34 (12): 1175-1185 (2003)Implementation of a Flexible LDPC Decoder., , and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (6): 542-546 (2007)Error resilient JPEG2000 decoding for wireless applications., , , and . ICIP, page 2016-2019. IEEE, (2008)Optimized CORDIC core for frequency-domain motion estimation., , and . ICIP (3), page 1072-1075. IEEE, (2005)A flexible NoC-based LDPC code decoder implementation and bandwidth reduction methods., and . DASIP, page 261-268. IEEE, (2011)A Network-on-Chip-based turbo/LDPC decoder architecture., , and . DATE, page 1525-1530. IEEE, (2012)Hardware architecture for matrix factorization in mimo receivers., , and . ACM Great Lakes Symposium on VLSI, page 196-199. ACM, (2007)FFT implementation using QCA., , , and . ICECS, page 741-744. IEEE, (2012)Low-Power Hardware Accelerator for Sparse Matrix Convolution in Deep Neural Network., , , , and . IIH-MSP (1), volume 81 of Smart Innovation, Systems and Technologies, page 79-89. Springer, (2017)