Author of the publication

Design Methodology and Validity Verification for a Reactive Countermeasure Against EM Attacks.

, , , , , and . J. Cryptol., 30 (2): 373-391 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A DPA/DEMA/LEMA-resistant AES cryptographic processor with supply-current equalizer and micro EM probe sensor., , , , , and . ASP-DAC, page 26-27. IEEE, (2015)On-Chip Monitoring for In-Place Diagnosis of Undesired Power Domain Problems in IC Chips., , and . ATS, page 258-262. IEEE Computer Society, (2014)Remote Fault Injection Attack against Cryptographic Modules via Intentional Electromagnetic Interference from an Antenna., , and . ASHES@CCS, page 93-102. ACM, (2023)12.4 A 1mm-pitch 80×80-channel 322Hz-frame-rate touch sensor with two-step dual-mode capacitance scan., , , , , , , , and . ISSCC, page 216-217. IEEE, (2014)Side-channel leakage on silicon substrate of CMOS cryptographic chip., , , , , , , and . HOST, page 32-37. IEEE Computer Society, (2014)How to design hardware prime field multipliers for bilinear pairing., , and . ISOCC, page 203-204. IEEE, (2016)Design Methodology and Validity Verification for a Reactive Countermeasure Against EM Attacks., , , , , and . J. Cryptol., 30 (2): 373-391 (2017)Fundamental Study on the Effects of Connector Torque Value on the Change of Inductance at the Contact Boundary., , and . IEICE Trans. Electron., 102-C (9): 636-640 (2019)A 6-bit arbitrary digital noise emulator in 65nm CMOS technology., , , , , , and . CICC, page 187-190. IEEE, (2009)A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation., , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (8): 1429-1438 (2015)