( en | de | ru )

 

Disambiguation of "Huang, Juinn-Dar"

Author of the publication

copydeleteadd this publication to your clipboard
Dilution and Mixing Algorithms for Flow-Based Microfluidic Biochips.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (4): 614-627 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shaul Dar

Cheng-Dar Yue

Altaf Ahmad Dar

Maureen Dar Iang

Feiqing Huang

 

Other publications of authors with the same name

Tutorial: Digital microfluidic biochips: Towards hardware/software co-design and cyber-physical system integration., , and . SoCC, page 316-317. IEEE, (2013)Dilution and Mixing Algorithms for Flow-Based Microfluidic Biochips., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (4): 614-627 (2017)Latency-optimization synthesis with module selection for digital microfluidic biochips., , and . SoCC, page 159-164. IEEE, (2013)Reactant Minimization in Sample Preparation on Digital Microfluidic Biochips., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (9): 1429-1440 (2015)Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 816-829 (2020)Cycle-time-aware sequential way-access set-associative cache for low energy consumption., , and . APCCAS, page 854-857. IEEE, (2008)A Precise Bandwidth Control Arbitration Algorithm for Hard Real-Time SoC Buses., , , and . ASP-DAC, page 165-170. IEEE Computer Society, (2007)Fault Dictionary Size Reduction for Million-Gate Large Circuits., and . ASP-DAC, page 829-834. IEEE Computer Society, (2007)A Coarse-Grained Dual-Convolver Based CNN Accelerator with High Computing Resource Utilization., , and . AICAS, page 198-202. IEEE, (2020)Layer-Aware Design Partitioning for Vertical Interconnect Minimization., , and . ISVLSI, page 144-149. IEEE Computer Society, (2011)