( en | de | ru )

 

Disambiguation of "Pelcat, Maxime"

Author of the publication

copydeleteadd this publication to your clipboard
Electro-Magnetic Side-Channel Attack Through Learned Denoising and Classification.

, , , , and . ICASSP, page 2882-2886. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Maxime Pelcat

Jimmy Pelcat

Maxime Lorrillere

Maxime Crepel

Maxime Senot

 

Other publications of authors with the same name

Gegelati: Lightweight Artificial Intelligence through Generic and Evolvable Tangled Program Graphs., , , , and . CoRR, (2020)Towards Embedded Heterogeneous FPGA-GPU Smart Camera Architectures for CNN Inference., , , and . ICDSC, page 34:1-34:2. ACM, (2019)Algorithmic-Level Approximate Computing Applied to Energy Efficient HEVC Decoding., , and . IEEE Trans. Emerg. Top. Comput., 7 (1): 5-17 (2019)PathTracing: Raising the Level of Understanding of Processing Latency in Heterogeneous MPSoCs., , , and . DroneSE/RAPIDO@HiPEAC, page 46-50. ACM, (2021)Electro-Magnetic Side-Channel Attack Through Learned Denoising and Classification., , , , and . ICASSP, page 2882-2886. IEEE, (2020)Exploiting reconfigurable computing in 5G: a case study of latency critical function: Invited Paper., , , and . HPSR, page 1-6. IEEE, (2019)NoiseBreaker: Gradual Image Denoising Guided by Noise Analysis., , , and . MMSP, page 1-6. IEEE, (2020)Flydeling: Streamlined Performance Models for Hardware Acceleration of CNNs through System Identification., , , , and . ACM Trans. Model. Perform. Evaluation Comput. Syst., 8 (3): 1-33 (September 2023)Modeling Nested for Loops with Explicit Parallelism in Synchronous DataFlow Graphs., , , and . SAMOS, volume 11733 of Lecture Notes in Computer Science, page 269-280. Springer, (2019)Analysis of a heterogeneous multi-core, multi-hw-accelerator-based system designed using PREESM and SDSoC., , , , and . ReCoSoC, page 1-7. IEEE, (2017)