( en | de | ru )

 

Disambiguation of "Shor, Joseph"

Author of the publication

copydeleteadd this publication to your clipboard
Voltage Level Detection for Near-VTH Computing.

, , and . IEEE J. Solid State Circuits, 59 (6): 1847-1857 (June 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Oded Lipa Shor

Sabine Short

Hashem Shorafa

Ahmed Shoreit

Andrey Shornikov

 

Other publications of authors with the same name

Ratiometric BJT-based thermal sensor in 32nm and 22nm technologies., , and . ISSCC, page 210-212. IEEE, (2012)A Highly Reliable SRAM PUF with a Capacitive Preselection Mechanism and pre-ECC BER of 7.4E-10., , , , and . CICC, page 1-4. IEEE, (2019)A Fully Integrated Multi-CPU, Processor Graphics, and Memory Controller 32-nm Processor., , , , , , , , and . IEEE J. Solid State Circuits, 47 (1): 194-205 (2012)Voltage Level Detection for Near-VTH Computing., , and . IEEE J. Solid State Circuits, 59 (6): 1847-1857 (June 2024)Low noise linear voltage regulator for use as an on-chip PLL supply in microprocessors.. ISCAS, page 841-844. IEEE, (2010)Circuit methods for the integration of low voltage (1.1-1.8V) analog functions on system-on-a-chip IC's in a single-poly CMOS processes., , and . ISLPED, page 60-63. ACM, (1999)Introduction to the January Special Issue on the 2017 IEEE International Solid-State Circuits Conference., , , , and . IEEE J. Solid State Circuits, 53 (1): 3-7 (2018)8.7 Dual-use low-drop-out regulator/power gate with linear and on-off conduction modes for microprocessor on-die supply voltages in 14nm., , , and . ISSCC, page 1-3. IEEE, (2015)A fully integrated multi-CPU, GPU and memory controller 32nm processor., , , , and . ISSCC, page 264-266. IEEE, (2011)Session 11 overview: Sensors and displays., and . ISSCC, page 198-199. IEEE, (2016)