Author of the publication

A 22 nm, 1540 TOP/s/W, 12.1 TOP/s/mm2 in-Memory Analog Matrix-Vector-Multiplier for DNN Acceleration.

, , , , , , , and . CICC, page 1-2. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The user in experimental computer systems research., , , , , , and . Experimental Computer Science, page 10. ACM, (2007)Design and implementation of correlating caches., , and . ISLPED, page 58-61. ACM, (2004)Variable latency caches for nanoscale processor., , , , and . SC, page 20. ACM Press, (2007)FQ-Conv: Fully Quantized Convolution for Efficient and Accurate Inference., , , , , , and . CoRR, (2019)Smart bit-width allocation for low power optimization in a systemc based ASIC design environment., , , and . DATE, page 618-623. European Design and Automation Association, Leuven, Belgium, (2006)User- and process-driven dynamic voltage and frequency scaling., , , , and . ISPASS, page 11-22. IEEE Computer Society, (2009)Engineering Over-Clocking: Reliability-Performance Trade-Offs for High-Performance Register Files., , , and . DSN, page 770-779. IEEE Computer Society, (2005)Performance Modeling and Workload Analysis of Distributed Large Language Model Training and Inference., , , , , , and . CoRR, (2024)SAfEPaTh: A System-Level Approach for Efficient Power and Thermal Estimation of Convolutional Neural Network Accelerator., , , , and . CoRR, (2024)Analog In-memory Computing in FeFET-based 1T1R Array for Edge AI Applications., , , , , , , , , and 5 other author(s). VLSI Circuits, page 1-2. IEEE, (2021)