Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A hybrid encoding scheme for efficient single-cycle range matching in content addressable memory., , , and . ISCAS, IEEE, (2006)A framework for the design, synthesis and cycle-accurate simulation of multiprocessor networks., , , , and . J. Parallel Distributed Comput., 65 (10): 1237-1252 (2005)Brain-inspired Cognition in Next-generation Racetrack Memories., , , , , and . ACM Trans. Embed. Comput. Syst., 21 (6): 79:1-79:28 (November 2022)Efficient CAD development for emerging technologies using Objective-C and Cocoa., , and . ICECS, page 369-372. IEEE, (2004)EDA for extreme scale systems: design abstractions, metrics, and benchmarks.. ACM Great Lakes Symposium on VLSI, page 285-286. ACM, (2014)Automated modeling and emulation of interconnect designs for many-core chip multiprocessors., , and . DAC, page 431-436. ACM, (2010)Proactive circuit allocation in multiplane NoCs., , and . DAC, page 35:1-35:10. ACM, (2013)Compiler-assisted data distribution for chip multiprocessors., , , and . PACT, page 501-512. ACM, (2010)NoC-aware cache design for multithreaded execution on tiled chip multiprocessors., , and . HiPEAC, page 197-205. ACM, (2011)STD-TLB: A STT-RAM-based dynamically-configurable translation lookaside buffer for GPU architectures., , , , and . ASP-DAC, page 355-360. IEEE, (2014)