( en | de | ru )

 

Disambiguation of "Okuni, Hidenori"

Author of the publication

copydeleteadd this publication to your clipboard
A Direct Conversion Receiver with Fast-Settling DC Offset Canceller.

, , , and . PIMRC, page 1-5. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hidenori Sakuma

Peter Günter Okuniek

Moses Okuniew

 

Other publications of authors with the same name

A 20ch TDC/ADC hybrid SoC for 240×96-pixel 10%-reflection <0.125%-precision 200m-range imaging LiDAR with smart accumulation technique., , , , , , , , , and 17 other author(s). ISSCC, page 92-94. IEEE, (2018)Through the Looking Glass: Diminishing Occlusions in Robot Vision Systems with Mirror Reflections., , , and . IROS, page 1578-1584. IEEE, (2021)5.1 A 240×192 Pixel 10fps 70klux 225m-Range Automotive LiDAR SoC Using a 40ch 0.0036mm2 Voltage/Time Dual-Data-Converter-Based AFE., , , , , , , , , and 5 other author(s). ISSCC, page 94-96. IEEE, (2020)A Wide Bandwidth Analog Baseband Circuit for 60-GHz Proximity Wireless Communication Receiver in 65-nm CMOS., , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (2): 492-499 (2015)A Direct Conversion Receiver with Fast-Settling DC Offset Canceller., , , and . PIMRC, page 1-5. IEEE, (2007)A single-chip 8-band CMOS transceiver for W-CDMA(HSPA) / GSM(GPRS) / EDGE with digital interface., , , , , , , , , and 19 other author(s). ESSCIRC, page 142-145. IEEE, (2008)20.4 A fully integrated single-chip 60GHz CMOS transceiver with scalable power consumption for proximity wireless communication., , , , , , , , , and 10 other author(s). ISSCC, page 348-349. IEEE, (2014)A 2D-SPAD Array and Read-Out AFE for Next-Generation Solid-State LiDAR., , , , , , , , , and 8 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)26.1 A 5.5mW ADPLL-based receiver with hybrid-loop interference rejection for BLE application in 65nm CMOS., , , , , , and . ISSCC, page 436-437. IEEE, (2016)19.7 A 65nm CMOS ADPLL with 360µW 1.6ps-INL SS-ADC-based period-detection-free TDC., , , , , and . ISSCC, page 336-337. IEEE, (2016)