( en | de | ru )

 

Disambiguation of "Liu, Shen-Iuan"

Author of the publication

copydeleteadd this publication to your clipboard
A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3- muhboxm LTPS-TFT Technology.

, , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (2): 142-146 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kai-shen Liu

Liu Liu

Liu Liu

Liu Liu

Wei Shen

 

Other publications of authors with the same name

A PVT-Tolerant Injection-Locked Clock Multiplier With a Frequency Calibrator Using a Delay Time Detector., and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (2): 177-181 (2019)A 3-8 GHz Delay-Locked Loop With Cycle Jitter Calibration., and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (11): 1094-1098 (2008)A 50.8-53-GHz Clock Generator Using a Harmonic-Locked PD in 0.13- mum CMOS., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (5): 404-408 (2008)All-Digital Fast-Locked Synchronous Duty-Cycle Corrector., and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (12): 1363-1367 (2006)A Noise Filtering Technique for Fractional-N Frequency Synthesizers., and . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (3): 139-143 (2011)A 13.56 MHz Current-Mode Wireless Power Receiver With Energy-Investment Capability., and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (2): 205-209 (2020)A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3- muhboxm LTPS-TFT Technology., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (2): 142-146 (2009)CMOS current-mode divider and its applications., , and . IEEE Trans. Circuits Syst. II Express Briefs, 52-II (3): 145-148 (2005)A 104- to 112.8-GHz CMOS Injection-Locked Frequency Divider., , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (7): 555-559 (2009)A Leakage-Compensated PLL in 65-nm CMOS Technology., and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (7): 525-529 (2009)