( en | de | ru )

 

Disambiguation of "Zand, Ramtin"

Author of the publication

copydeleteadd this publication to your clipboard
Synthesis of normally-off boolean circuits: An evolutionary optimization approach utilizing spintronic devices.

, , and . ISQED, page 49-54. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pouria Zand

Ramtin Rahmanzadeh

Gertraude Zand

Shahram Ramtin

Ramtin Pedarsani

 

Other publications of authors with the same name

Survivability Modeling and Resource Planning for Self-Repairing Reconfigurable Device Fabrics., , , , and . IEEE Trans. Cybern., 48 (2): 780-792 (2018)Voltage-Based Concatenatable Full Adder Using Spin Hall Effect Switching., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 2134-2138 (2017)Energy-Efficient Deployment of Machine Learning Workloads on Neuromorphic Hardware., , , and . IGSC, page 1-7. IEEE, (2022)TSV Extrusion Morphology Classification Using Deep Convolutional Neural Networks., , , and . ICMLA, page 1468-1474. IEEE, (2020)Caveline Detection at the Edge for Autonomous Underwater Cave Exploration and Mapping., , , , , and . ICMLA, page 1392-1398. IEEE, (2023)Interconnect Parasitics and Partitioning in Fully-Analog In-Memory Computing Architectures., , and . ISCAS, page 389-393. IEEE, (2022)Application of Machine Learning for Quality Risk Factor Analysis of Electronic Assemblies., , , , and . ISQED, page 1-6. IEEE, (2023)IMAC-Sim: : A Circuit-level Simulator For In-Memory Analog Computing Architectures., , and . ACM Great Lakes Symposium on VLSI, page 659-664. ACM, (2023)SNRA: A Spintronic Neuromorphic Reconfigurable Array for In-Circuit Training and Evaluation of Deep Belief Networks., and . ICRC, page 1-9. IEEE, (2018)Adaptive Mitigation of Radiation-Induced Errors and TDDB in Reconfigurable Logic Fabrics., , , , and . NATW, page 23-32. IEEE, (2015)