( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Relaxation Based Circuit Simulation Acceleration over CPU-FPGA.

, , , , , и . VLSID, стр. 409-414. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sachin Arora

Sachin Deshmukh

Sachin Kinge

Sachin Chhatwani

Sachin Kumar

 

Другие публикации лиц с тем же именем

Solution of PDEs-electrically coupled systems with electrical analogy., , и . Integr., 46 (4): 427-440 (2013)Real time System Implementation for Stereo 3D Mapping and Visual Odometry., , , , и . IPAS, стр. 7-13. IEEE, (2020)Integrated Architecture for Neural Networks and Security Primitives using RRAM Crossbar., , , , , , и . NEWCAS, стр. 1-5. IEEE, (2023)Approximation Algorithms for Min-k-Overlap Problems Using the Principal Lattice of Partitions Approach., , и . J. Algorithms, 21 (2): 306-330 (1996)FPGA Implementation of Particle Filter Based Object Tracking in Video., , , и . ISED, стр. 82-86. IEEE, (2012)Algorithms For Scheduling Of Data Transfer Across FPGAs In A Grid., и . ERSA, стр. 255-260. CSREA Press, (2005)Python-based DSL for generating Verilog model of Synchronous Digital Circuits., , , , , , , , , и 1 other автор(ы). CoRR, (2024)A Pipelined Simulation Approach for Logic Emulation using Multi-FPGA Platforms., и . ISCAS, стр. 1141-1144. IEEE, (2009)Fast On-Line/Off-Line Algorithms for Optimal Reinforcement of a Network and Its Connections with Principal Partition., и . FSTTCS, том 1974 из Lecture Notes in Computer Science, стр. 94-105. Springer, (2000)FPGA-based implementation of M4RM for matrix multiplication over GF(2)., , и . VDAT, стр. 1-2. IEEE, (2014)