( en | de | ru )

 

Disambiguation of "Dimitroulakos, Grigoris"

Author of the publication

copydeleteadd this publication to your clipboard
A unified evaluation framework for coarse grained reconfigurable array architectures.

, , , and . Conf. Computing Frontiers, page 161-172. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Grigoris Antoniou

Grigoris Psallidas

Grigoris Psallidas

 

Other publications of authors with the same name

An early memory hierarchy evaluation simulator for multimedia applications., , and . Microprocess. Microsystems, 38 (1): 31-41 (2014)A Compiler Method for Memory-Conscious Mapping of Applications on Coarse-Grained Reconfigurable Architectures., , and . IPDPS, IEEE Computer Society, (2005)Mapping DSP applications on processor/coarse-grain reconfigurable array architectures., , and . ISCAS, IEEE, (2006)Resource constrained modulo scheduling for coarse-grained reconfigurable arrays., , and . ISCAS, IEEE, (2006)Compiler-Directed Data Locality Optimization in MATLAB., , , and . SCOPES, page 6-9. ACM, (2016)MEMSCOPT: A source-to-source compiler for dynamic code analysis and loop transformations., , and . DASIP, page 385-386. IEEE, (2012)Mapping DSP applications on processor systems with coarse-grain reconfigurable hardware., , and . IPDPS, IEEE, (2006)Exploring the speedups of embedded microprocessor systems utilizing a high-performance coprocessor data-path., , and . J. Supercomput., 39 (3): 251-271 (2007)A high-throughput and memory efficient 2D discrete wavelet transform hardware architecture for JPEG2000 standard., , , and . ISCAS (1), page 472-475. IEEE, (2005)An efficient VLSI implementation for forward and inverse wavelet transform for JPEG2000., , , and . DSP, page 233-236. IEEE, (2002)