( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Accelerating Framework of Transformer by Hardware Design and Model Compression Co-Optimization.

, , , , , , , и . ICCAD, стр. 1-9. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

William Meany

Wenjung Hsing

Joseph Edwin

Chi-Wu Hsing

Sha Liu

 

Другие публикации лиц с тем же именем

Optimizing Address Assignment for Scheduling Embedded DSPs., , , и . EUC, том 3207 из Lecture Notes in Computer Science, стр. 64-73. Springer, (2004)Loop Striping: Maximize Parallelism for Nested Loops., , , , и . EUC, том 4096 из Lecture Notes in Computer Science, стр. 405-414. Springer, (2006)Software enabled wear-leveling for hybrid PCM main memory on embedded systems., , , , и . DATE, стр. 599-602. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Energy minimization with soft real-time and DVS for uniprocessor and multiprocessor embedded systems., , , и . DATE, стр. 1641-1646. EDA Consortium, San Jose, CA, USA, (2007)Mixer: software enabled wear leveling for morphable PCM in embedded systems., , , , , и . NVMSA, стр. 1-6. IEEE, (2015)Computation and data transfer co-scheduling for interconnection bus minimization., , , и . ASP-DAC, стр. 311-316. IEEE, (2009)Traffic-Aware Application Mapping for Network-on-Chip Based Multiprocessor System-on-Chip., , , , , , , и . HPCC/CSS/ICESS, стр. 571-576. IEEE, (2015)Iterational retiming with partitioning: Loop scheduling with complete memory latency hiding., , , и . ACM Trans. Embed. Comput. Syst., 9 (3): 22:1-22:26 (2010)Morphable Resistive Memory Optimization for Mobile Virtualization., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (6): 891-904 (2016)Rate-optimal static scheduling for DSP data-flow programs., и . Great Lakes Symposium on VLSI, стр. 80-84. IEEE, (1993)