( en | de | ru )

 

Disambiguation of "Egawa, Ryusuke"

Author of the publication

copydeleteadd this publication to your clipboard
A middle-grain circuit partitioning strategy for 3-D integrated floating-point multipliers.

, , , , and . 3DIC, page 1-6. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ryusuke Shimada

Yuko Egawa

Masashi Egawa

Kazuko Pfeiffer-Egawa

 

Other publications of authors with the same name

Foreword., and . IEICE Trans. Electron., 106 (6): 301-302 (June 2023)Performance Evaluation of a Next-Generation SX-Aurora TSUBASA Vector Supercomputer., , , , , , and . ISC, volume 13948 of Lecture Notes in Computer Science, page 359-378. Springer, (2023)A Systolic Memory Architecture for Fast Codebook Design based on MMPDCL Algorithm., , , , and . ITCC (1), page 572-578. IEEE Computer Society, (2004)Improving the Accuracy in SpMV Implementation Selection with Machine Learning., , , , and . CANDAR (Workshops), page 172-177. IEEE, (2020)Design of a 3-D stacked floating-point adder., , and . 3DIC, page 1-4. IEEE, (2013)A power-aware shared cache mechanism based on locality assessment of memory reference for CMPs., , , and . MEDEA@PACT, page 113-120. ACM, (2007)Modeling of cache access behavior based on Zipf's law., , , and . MEDEA@PACT, page 9-15. ACM, (2008)A media-oriented vector architectural extension with a high bandwidth cache system., , , , and . COOL Chips, page 1-3. IEEE Computer Society, (2012)A cache partitioning mechanism to protect shared data for CMPs., , , , and . COOL Chips, page 1-2. IEEE Computer Society, (2016)Effects of MSHR and Prefetch Mechanisms on an On-Chip Cache of the Vector Architecture., , , , , , and . ISPA, page 335-342. IEEE Computer Society, (2008)