( en | de | ru )

 

Disambiguation of "Louri, Ahmed"

Author of the publication

copydeleteadd this publication to your clipboard
Design of adaptive communication channel buffers for low-power area-efficient network-on-chip architecture.

, , and . ANCS, page 47-56. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Samuel Lourié

Ahmed Fattah Ahmed Ahmed

Yasar Luqman Ahmed

Ejaz Ahmed

Sayed Tawfik Ahmed

 

Other publications of authors with the same name

AGAPE: Anomaly Detection with Generative Adversarial Network for Improved Performance, Energy, and Security in Manycore Systems., , , , and . DATE, page 849-854. IEEE, (2022)ARIES: Accelerating Distributed Training in Chiplet-Based Systems via Flexible Interconnects., , , and . ICCAD, page 1-9. IEEE, (2023)Flumen: Dynamic Processing in the Photonic Interconnect., , , and . ISCA, page 75:1-75:13. ACM, (2023)Parallel electro-optical rule-based system for fast execution of expert systems., and . ISCA, page 427. ACM, (1992)IntelliNoC: a holistic design framework for energy-efficient and reliable on-chip communication for manycores., , , and . ISCA, page 589-600. ACM, (2019)3D-NoC: Reconfigurable 3D photonic on-chip interconnect for multicores., , and . ICCD, page 413-418. IEEE Computer Society, (2012)An Energy-Efficient Network-on-Chip Design using Reinforcement Learning., and . DAC, page 47. ACM, (2019)10T and 8T Full Adders Based on Ambipolar XOR Gates with SB-FinFETs., , , , and . ICECS, page 577-580. IEEE, (2018)Design of a High-Speed Optical Interconnect for Scalable Shared-Memory Multiprocessors., and . IEEE Micro, 25 (1): 41-49 (2005)Design of a Concentrated Torus Topology with Channel Buffers and Efficient Crossbars in NoCs., , , , , and . IPDPS Workshops, page 876-883. IEEE, (2013)