Author of the publication

HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs.

, , , , , and . ISCA, page 217-228. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Software Prefetching for Unstructured Mesh Applications., , , and . ACM Trans. Parallel Comput., 7 (1): 3:1-3:23 (2020)The migration prefetcher: Anticipating data promotion in dynamic NUCA caches., , , and . ACM Trans. Archit. Code Optim., 8 (4): 45:1-45:20 (2012)Compiler-directed energy savings in superscalar processors.. University of Edinburgh, UK, (2006)British Library, EThOS.Dynamic Allocation of Processor Cores to Graph Applications on Commodity Servers., , and . PACT, page 323-324. IEEE, (2023)Link-time optimization for power efficiency in a tagless instruction cache., , , and . CGO, page 32-41. IEEE Computer Society, (2011)HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs., , , , , and . ISCA, page 217-228. IEEE Computer Society, (2014)Vector Runahead., , , and . ISCA, page 195-208. IEEE, (2021)Parallel Error Detection Using Heterogeneous Cores., and . DSN, page 338-349. IEEE Computer Society, (2018)The Guardian Council: Parallel Programmable Hardware Security., and . ASPLOS, page 1277-1293. ACM, (2020)ASPLOS 2020 was canceled because of COVID-19..MineSweeper: a "clean sweep" for drop-in use-after-free prevention., , and . ASPLOS, page 212-225. ACM, (2022)