( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
LATCHSIM - A Lath-Up Simulator in VLSI CAD Environment for CMOS and BiCMOS Circuits.

, , , и . VLSI Design, стр. 339-342. IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Somnath Bhattacharyya

Abinaschchandra Bhattacharyya

Arnab Bhattacharyya

Paulina B a ejewska

Julia A B Hegewald

 

Другие публикации лиц с тем же именем

Compact MOSFET Models for Low Power Analog CMOS Design.. VLSI Design, стр. 15. IEEE Computer Society, (2005)A micropower analog hearing aid on low voltage CMOS digital process., , , , , , , , , и 1 other автор(ы). VLSI Design, стр. 85-89. IEEE Computer Society, (1996)PREDICTMOS MOSFET Model and its Application to Submicron CMOS Inverter Delay Analysis., и . ASP-DAC/VLSI Design, стр. 207-212. IEEE Computer Society, (2002)Extended-Sakurai-Newton MOSFET Model for Ultra-Deep-Submicrometer CMOS Digital Design., , и . VLSI Design, стр. 247-252. IEEE Computer Society, (2009)CPM Pole-Zero Computation Using The Generalized Eigenproblem Approach., и . VLSI Design, стр. 277-280. IEEE Computer Society, (1992)Sub-Circuit Analysis for Power Supply Rejection Ratio in Regulated Cascode Operational Transconductance Amplifiers and Filters., и . VLSI Design, стр. 164-168. IEEE Computer Society, (1999)Analysis of Second-Order Effect Components of Drain Conductance and Its Implication on Output Resistance of Wilson Current Mirror., и . VLSID, стр. 529-534. IEEE Computer Society, (2015)LATCHSIM - A Lath-Up Simulator in VLSI CAD Environment for CMOS and BiCMOS Circuits., , , и . VLSI Design, стр. 339-342. IEEE Computer Society, (1994)