Author of the publication

Directed Graph Placement for SNN Simulation into a multi-core GALS Architecture.

, , , and . VLSI-SoC, page 19-24. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An open-source framework for formal specification and simulation of electrical energy systems., , , , and . ISLPED, page 287-290. ACM, (2014)Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits., , , and . ISLPED, page 217-220. ACM, (2008)Limited intra-word transition codes: an energy-efficient bus encoding for LCD display interfaces., , , and . ISLPED, page 206-211. ACM, (2004)Energy-efficient data scrambling on memory-processor interfaces., , , , and . ISLPED, page 26-29. ACM, (2003)Design and Characterization of Analog-to-Digital Converters using Graphene P-N Junctions., , , , and . ACM Great Lakes Symposium on VLSI, page 253-258. ACM, (2015)Power modeling and characterization of Graphene-based logic gates., , , and . PATMOS, page 223-226. IEEE, (2013)A fully standard-cell delay measurement circuit for timing variability detection., , , and . PATMOS, page 239-242. IEEE, (2013)Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing., , , , , and . DATE, page 1544-1549. EDA Consortium, San Jose, CA, USA, (2007)HW-SW integration for energy-efficient/variability-aware computing., , , , and . DATE, page 607-611. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Power optimization of technology-dependent circuits based on symbolic computation of logic implications., , and . ACM Trans. Design Autom. Electr. Syst., 5 (3): 267-293 (2000)