Author of the publication

A study of the effects of compiler-controlled speculation on instruction and data caches.

, , and . HICSS (1), page 211-220. IEEE Computer Society, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Sentinel Scheduling for VLIW and Superscalar Processors., , , , , , and . ACM Trans. Comput. Syst., 11 (4): 376-408 (1993)preliminary version: ASPLOS 1992: 238-247.Embracing heterogeneity with dynamic core boosting., and . Conf. Computing Frontiers, page 10:1-10:10. ACM, (2014)Uncovering hidden loop level parallelism in sequential applications., , , and . HPCA, page 290-301. IEEE Computer Society, (2008)Tolerating First Level Memory Access Latency in High-Performance Systems., , and . ICPP (1), page 36-43. CRC Press, (1992)The Effect of Compiler Optimizations on Available Parallelism in Scalar Programs., , , , and . ICPP (2), page 142-145. CRC Press, (1991)Cost-efficient soft error protection for embedded microprocessors., , , and . CASES, page 421-431. ACM, (2006)Scalable subgraph mapping for acyclic computation accelerators., , , and . CASES, page 147-157. ACM, (2006)Code and data partitioning for fine-grain parallelism., and . LCTES, page 161-164. ACM, (2007)Processor Acceleration Through Automated Instruction Set Customization., , and . MICRO, page 129-140. IEEE Computer Society, (2003)WarpPool: sharing requests with inter-warp coalescing for throughput processors., , , , , , and . MICRO, page 433-444. ACM, (2015)