( en | de | ru )

 

Disambiguation of "Ishihara, Noboru"

Author of the publication

copydeleteadd this publication to your clipboard
A ring-VCO-based injection-locked frequency multiplier using a new pulse generation technique in 65 nm CMOS.

, , , , , , , and . ISOCC, page 32-35. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Aeka Ishihara

Noboru Yamazaki

Hirofumi Ishihara

Noboru Sonoyama

Noboru Hasegawa

 

Other publications of authors with the same name

An ultra low power pH-monitoring IC with a duty-cycling wireless FM-transmitter., , , , , , , , , and . ISCAS, page 882-885. IEEE, (2014)Environmental Data Recovery using Polynomial Regression for Large-scale Wireless Sensor Networks., , , , , , , , and . SENSORNETS, page 161-168. SciTePress, (2016)Design of high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique., , , , , , , , , and 3 other author(s). ASP-DAC, page 43-44. IEEE, (2017)Optimal design method for chip-area-efficient CMOS low-dropout regulator., , , and . APCCAS, page 332-335. IEEE, (2012)3.5-Gb/s⨉4-ch Si bipolar LSI's for optical interconnections., , , , , , , and . IEEE J. Solid State Circuits, 30 (12): 1493-1501 (December 1995)A process-scalable RF transmitter using 90nm and 65nm Si CMOS., , , and . VLSI-DAT, page 1-4. IEEE, (2013)Challenges in integration of diverse functionalities on CMOS., , , , and . ASP-DAC, page 390-393. IEEE, (2013)13.8 A 5.8GHz RF-powered transceiver with a 113μW 32-QAM transmitter employing the IF-based quadrature backscattering technique., , , , , , and . ISSCC, page 1-3. IEEE, (2015)A 1ps-Resolution 2ns-Span 10Gb/s Data-Timing Generator with Spectrum Conversion., , , and . ISSCC, page 456-457. IEEE, (2008)A ring-VCO-based injection-locked frequency multiplier using a new pulse generation technique in 65 nm CMOS., , , , , , , and . ISOCC, page 32-35. IEEE, (2011)