Author of the publication

A Sub-6GHz 5G New Radio RF Transceiver Supporting EN-DC with 3.15Gb/s DL and 1.27Gb/s UL in 14nm FinFET CMOS.

, , , , , , , , , , , , , , , , , , , and . ISSCC, page 354-356. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

14.6 A 0.62mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector., , , , , and . ISSCC, page 248-249. IEEE, (2017)UNPU: An Energy-Efficient Deep Neural Network Accelerator With Fully Variable Weight Bit Precision., , , , , and . IEEE J. Solid State Circuits, 54 (1): 173-185 (2019)An Energy-Efficient GAN Accelerator with On-chip Training for Domain Specific Optimization., , , , , and . A-SSCC, page 1-4. IEEE, (2020)DSPU: A 281.6mW Real-Time Depth Signal Processing Unit for Deep Learning-Based Dense RGB-D Data Acquisition with Depth Fusion and 3D Bounding Box Extraction in Mobile Platforms., , , , , , , and . ISSCC, page 510-512. IEEE, (2022)UNPU: A 50.6TOPS/W unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision., , , , , and . ISSCC, page 218-220. IEEE, (2018)A Sub-6GHz 5G New Radio RF Transceiver Supporting EN-DC with 3.15Gb/s DL and 1.27Gb/s UL in 14nm FinFET CMOS., , , , , , , , , and 10 other author(s). ISSCC, page 354-356. IEEE, (2019)B-Face: 0.2 MW CNN-Based Face Recognition Processor with Face Alignment for Mobile User Identification., , , and . VLSI Circuits, page 137-138. IEEE, (2018)Low-Power Scalable 3-D Face Frontalization Processor for CNN-Based Face Recognition in Mobile Devices., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (4): 873-883 (2018)A Full HD 60 fps CNN Super Resolution Processor with Selective Caching based Layer Fusion for Mobile Devices., , , , , and . VLSI Circuits, page 302-. IEEE, (2019)7.4 GANPU: A 135TFLOPS/W Multi-DNN Training Processor for GANs with Speculative Dual-Sparsity Exploitation., , , , , , and . ISSCC, page 140-142. IEEE, (2020)