Author of the publication

A Sparse CNN Accelerator for Eliminating Redundant Computations in Intra- and Inter-Convolutional/Pooling Layers.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (12): 1902-1915 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A High-Throughput and Scalable Schoolbook Polynomial Multiplier for Accelerating Saber on FPGA Using a Novel Winograd-Based Architecture., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (4): 2344-2348 (April 2024)POSS-CNN: An Automatically Generated Convolutional Neural Network with Precision and Operation Separable Structure Aiming at Target Recognition and Detection., , , , , , , and . Inf., 14 (11): 604 (2023)Flexible and Efficient Convolutional Acceleration on Unified Hardware Using the Two-Stage Splitting Method and Layer-Adaptive Allocation of 1-D/2-D Winograd Units., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (3): 919-932 (March 2024)An Efficient and Scalable FHE-Based PDQ Scheme: Utilizing FFT to Design a Low Multiplication Depth Large-Integer Comparison Algorithm., , , , , and . IEEE Trans. Inf. Forensics Secur., (2024)An Efficient Hardware Implementation of Dilated Convolution Using a Novel Channel-Equivalent Decomposition Method., , , , and . ICTA, page 172-173. IEEE, (2023)An Efficient CNN Accelerator Achieving High PE Utilization Using a Dense-/Sparse-Aware Redundancy Reduction Method and Data-Index Decoupling Workflow., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (10): 1537-1550 (October 2023)A Sparse CNN Accelerator for Eliminating Redundant Computations in Intra- and Inter-Convolutional/Pooling Layers., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (12): 1902-1915 (2022)A High-Throughput Toom-Cook-4 Polynomial Multiplier for Lattice-Based Cryptography Using a Novel Winograd-Schoolbook Algorithm., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (1): 359-372 (January 2024)LMS-Based Background Calibration of Bit Weights in SAR ADC Using Reinforcement Learning Optimization., , , , and . Circuits Syst. Signal Process., 43 (3): 1741-1754 (March 2024)