( en | de | ru )

 

Disambiguation of "Regazzoni, Francesco"

Author of the publication

copydeleteadd this publication to your clipboard
Black-Hat High-Level Synthesis: Myth or Reality?

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (4): 913-926 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lisa Regazzoni

Francesco Bettella

Protein secondary structure prediction using optimized scoring functions: a comparative statistical method. FU Berlin, (2009)

Francesco Solimena

Francesco Pinosa

Francesco Knechtli

 

Other publications of authors with the same name

Physical attacks, introduction and application to embedded processors.. DTIS, page 1. IEEE, (2015)Efficient arithmetic for lattice-based cryptography: special session paper., and . CODES+ISSS, page 7:1-7:3. ACM, (2017)Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library., , , , , and . DAC, page 1014-1019. ACM, (2011)Evaluating the Impact of Environmental Factors on Physically Unclonable Functions (Abstract Only)., , , , and . FPGA, page 279. ACM, (2016)Automatic Application of Power Analysis Countermeasures., , , , , and . IEEE Trans. Computers, 64 (2): 329-341 (2015)Robust radial basis function interpolation based on geodesic distance for the numerical coupling of multiphysics problems., , , and . CoRR, (2024)SPADs for quantum random number generators and beyond., , , , , and . ASP-DAC, page 788-794. IEEE, (2014)Security Enhanced Linux on embedded systems: A hardware-accelerated implementation., , , and . ASP-DAC, page 29-34. IEEE, (2012)Lattice-based cryptography: From reconfigurable hardware to ASIC., , , , , and . ISIC, page 1-4. IEEE, (2016)Automatic synthesis of the Hardware/Software Interface., , and . FDL, page 401-405. ECSI, (2005)