Author of the publication

Analysis of crosstalk delay and area for MWNT and bundled SWNT in global VLSI interconnects.

, , , and . ISQED, page 291-297. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A high performance vertical Si nanowire CMOS for ultra high density circuits., , and . APCCAS, page 1219-1222. IEEE, (2010)Influence of mobility model on extraction of stress dependent source-drain series resistance., , , , and . Microelectron. Reliab., 44 (1): 25-32 (2004)Propagation Delay Analysis for Bundled Multi-Walled CNT in Global VLSI Interconnects., , , and . SocProS, volume 236 of Advances in Intelligent Systems and Computing, page 1117-1126. Springer, (2012)An efficient method for ECSM characterization of CMOS inverter in nanometer range technologies., , , and . ISQED, page 665-669. IEEE, (2013)An 8 bit, 100 kS/s, switch-capacitor DAC SAR ADC for RFID applications., , , and . Microelectron. J., 46 (6): 453-461 (2015)A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation., , , , , and . VDAT, page 1-6. IEEE, (2016)An accurate current source model for CMOS based combinational logic cell., , , , and . ISQED, page 561-565. IEEE, (2012)Metal Carbon Nanotube Schottky Barrier Diode with Detection of Polar Non-polar Gases., , , and . VLSID, page 361-366. IEEE Computer Society, (2016)Comparison of crosstalk delay between single and bundled SWNT for global VLSI interconnects., , , and . RAIT, page 564-569. IEEE, (2012)Analysis of crosstalk delay and area for MWNT and bundled SWNT in global VLSI interconnects., , , and . ISQED, page 291-297. IEEE, (2012)