Author of the publication

6.8 A 1.5V 33Mpixel 3D-stacked CMOS image sensor with negative substrate bias.

, , , , , , and . ISSCC, page 124-125. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.66e-rms temporal-readout-noise 3D-stacked CMOS image sensor with conditional correlated multiple sampling (CCMS) technique., , , , and . VLSIC, page 84-. IEEE, (2015)A V-band divide-by-three differential direct injection-locked frequency divider in 65-nm CMOS., , , , , , , , , and . CICC, page 1-4. IEEE, (2010)A 12mW all-digital PLL based on class-F DCO for 4G phones in 28nm CMOS., , , , , , , and . VLSIC, page 1-2. IEEE, (2014)A Fully Integrated Bluetooth Low-Energy Transmitter in 28 nm CMOS With 36% System Efficiency at 3 dBm., , , , , , , and . IEEE J. Solid State Circuits, 51 (7): 1547-1565 (2016)6.8 A 1.5V 33Mpixel 3D-stacked CMOS image sensor with negative substrate bias., , , , , , and . ISSCC, page 124-125. IEEE, (2016)2.1 An integrated 0.56THz frequency synthesizer with 21GHz locking range and -74dBc/Hz phase noise at 1MHz offset in 65nm CMOS., , , , , , , , , and 2 other author(s). ISSCC, page 36-37. IEEE, (2016)A fully integrated 28nm Bluetooth Low-Energy transmitter with 36% system efficiency at 3dBm., , , , , , , , , and . ESSCIRC, page 356-359. IEEE, (2015)55nm CMOS 12-bit 250MHz digital-to-analog converter with dynamic voltage scaling (DVS) technique through single-inductor dual-output (SIDO) converter., , , , , , and . ESSCIRC, page 383-386. IEEE, (2011)A 64-channel neuron recording system., , , , and . EMBC, page 2862-2865. IEEE, (2011)Session 11 overview: Emerging memory and wireless technology., and . ISSCC, page 190-191. IEEE, (2013)