Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

RSM Protection of the PRESENT Lightweight Cipher as a RISC-V Extension., , , and . DSD, page 325-332. IEEE, (2021)Stochastic Model of a Metastability-Based True Random Number Generator., , and . TRUST, volume 7904 of Lecture Notes in Computer Science, page 92-105. Springer, (2013)A System for an Accurate 3D Reconstruction in Video Endoscopy Capsule., , , , , , and . EURASIP J. Embed. Syst., (2009)Side channel analysis on an embedded hardware fingerprint biometric comparator & low cost countermeasures., , , , , , , and . HASP@ISCA, page 6:1-6:6. ACM, (2014)Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology., , , , , , , and . DSD, page 508-515. IEEE Computer Society, (2018)FPGA Design of an Open-Loop True Random Number Generator., , , and . DSD, page 615-622. IEEE Computer Society, (2013)An Integrated Digital Architecture for the Real-time Reconstruction in a VSiP Sensor., , , , , and . ICECS, page 144-147. IEEE, (2006)Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs., , , , and . SSIRI, page 16-23. IEEE Computer Society, (2008)A Small and High-Performance Coprocessor for Fingerprint Match-on-Card., , , and . DSD, page 915-922. IEEE Computer Society, (2012)Place-and-Route Impact on the Security of DPL Designs in FPGAs., , , , , , , and . HOST, page 26-32. IEEE Computer Society, (2008)