( en | de | ru )

 

Disambiguation of "Safi, Elham"

Author of the publication

copydeleteadd this publication to your clipboard
On the latency, energy and area of checkpointed, superscalar register alias tables.

, , , , and . ISLPED, page 379-382. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mohammad Safi

Farouk Safi

Safi Baborie

Elham Rostamian

Elham Farvili

 

Other publications of authors with the same name

Two-Stage, Pipelined Register Renaming., , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (10): 1926-1931 (2011)A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy., , and . MICRO, page 314-327. IEEE Computer Society, (2007)Utilizing Various ADL Facets for Instruction Level CPU Test., , , and . MTV, page 38-. IEEE Computer Society, (2003)Processor Testing Using an ADL Description and Genetic Algorithms., , , and . VLSI-SOC, page 186-. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)A physical level study and optimization of CAM-based checkpointed register alias table., , and . ISLPED, page 233-236. ACM, (2008)On the latency, energy and area of checkpointed, superscalar register alias tables., , , , and . ISLPED, page 379-382. ACM, (2007)L-CBF: a low-power, fast counting bloom filter architecture., , and . ISLPED, page 250-255. ACM, (2006)On the Latency and Energy of Checkpointed Superscalar Register Alias Tables., , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (3): 365-377 (2010)A physical-level study of the compacted matrix instruction scheduler for dynamically-scheduled superscalar processors., , and . ICSAMOS, page 41-48. IEEE, (2009)L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture., , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (6): 628-638 (2008)