Author of the publication

Interplay of energy and performance for disk arrays running transaction processing workloads.

, , , , , , and . ISPASS, page 123-132. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A taxonomy of accelerator architectures and their programming models., , , , and . IBM J. Res. Dev., 54 (5): 5 (2010)Toward performance optimization with CPU offloading for virtualized multi-tenant data center networks., , , and . IEEE Netw., 30 (3): 59-63 (2016)DRPM: dynamic speed control for power management in server class disks, , , and . SIGARCH Comput. Archit. News, 31 (2): 169--181 (2003)A wire-speed powerTM processor: 2.3GHz 45nm SOI with 16 cores and 64 threads., , , , , , , , , and 1 other author(s). ISSCC, page 104-105. IEEE, (2010)Dynamic atomicity: optimizing swift memory management., , and . DLS, page 15-26. ACM, (2017)Combined parallel and agent-based methods in distributed logistics networks., , and . CE, page 99-103. A. A. Balkema Publishers, (2003)AccShield: a New Trusted Execution Environment with Machine-Learning Accelerators., , , , , and . DAC, page 1-6. IEEE, (2023)Model-Integrated Program Synthesis Environment., , and . ECBS, page 348-355. IEEE Computer Society, (1996)DeepStore: In-Storage Acceleration for Intelligent Queries., , , , , , , , , and . MICRO, page 224-238. ACM, (2019)Disaggregated Architecture for at Scale Computing., , , and . ESaaSA@CLOSER, page 45-52. SciTePress, (2015)