Author of the publication

Pin-Accessible Legalization for Mixed-Cell-Height Circuits.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (1): 143-154 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Temporal logic replication for dynamically reconfigurable FPGA partitioning., and . ISPD, page 190-195. ACM, (2002)Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems., and . ICCAD, page 1-8. ACM, (2019)Clustering based acyclic multi-way partitioning., , and . ACM Great Lakes Symposium on VLSI, page 203-206. ACM, (2003)Attacking a CNN-based Layout Hotspot Detector Using Group Gradient Method., , , , , , , , and . ASP-DAC, page 885-891. ACM, (2021)Incorporating cut redistribution with mask assignment to enable 1D gridded design., , and . ICCAD, page 48. ACM, (2016)Accelerating Physical Design from 1 to N.. ISPD, page 227. ACM, (2024)Exploring Rule-Free Layout Decomposition via Deep Reinforcement Learning., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (9): 3067-3077 (September 2023)CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model., , , and . DAC, page 1-6. IEEE, (2020)Twin binary sequences: a nonredundant representation for general nonslicing floorplan., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (4): 457-469 (2003)SPARK: A Scalable Partitioning and Routing Framework for Multi-FPGA Systems., , and . ACM Great Lakes Symposium on VLSI, page 593-598. ACM, (2023)