( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Memory access parallelisation in high-level language compilation for reconfigurable adaptive computers.

, , и . FPL, стр. 403-408. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andreas Koch

Andreas Koch

Andreas Koch

Andreas Koch

Andreas Koch

 

Другие публикации лиц с тем же именем

Wavelet-Based Image Compression on the Reconfigurable Computer ACE-V., и . FPL, том 3203 из Lecture Notes in Computer Science, стр. 1006-1010. Springer, (2004)Memory access parallelisation in high-level language compilation for reconfigurable adaptive computers., , и . FPL, стр. 403-408. IEEE, (2008)Energy-efficient reconfiguration of flash-based FPGAs in heterogeneous wireless sensor nodes., и . ReConFig, стр. 1-8. IEEE, (2017)Corrigendum: Interactive Optimization With Parallel Coordinates: Exploring Multidimensional Spaces for Decision Support., , , , и . Frontiers ICT, (2019)Near-Data Processing in Database Systems on Native Computational Storage under HTAP Workloads., , , , , , , , и . Proc. VLDB Endow., 15 (10): 1991-2004 (2022)Efficient Operator Sharing Modulo Scheduling for Sum-Product Network Inference on FPGAs., , , , , и . SAMOS, том 13227 из Lecture Notes in Computer Science, стр. 242-258. Springer, (2021)OpenMP Device Offloading for Embedded Heterogeneous Platforms - Work-in-Progress., и . EMSOFT, стр. 4-6. IEEE, (2020)ILP-based modulo scheduling for high-level synthesis., , , и . CASES, стр. 1:1-1:10. ACM, (2016)High-Performance In-Network Data Processing., , , , и . ADMS@VLDB, стр. 64-73. (2019)Domain-specific optimisation for the high-level synthesis of CellML-based simulation accelerators., , , и . FPL, стр. 1-7. IEEE, (2015)