( en | de | ru )

 

Disambiguation of "Wallberg, John L."

Author of the publication

copydeleteadd this publication to your clipboard
The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process.

, , , , , , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 41 (8): 1772-1783 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

John L Humm

John L MacLaughlin

Uwe Wallberg

Günther Wallberg

Annerose Wallberg

 

Other publications of authors with the same name

Sigma-Delta Noise Shaping for Digital-to-Frequency and Digital-to-RF-Amplitude Conversion., , , , and . IWSOC, page 154-159. IEEE Computer Society, (2005)Software Assisted Digital RF Processor for Single-Chip GSM Radio in 90 nm CMOS., , , , , , , , , and 3 other author(s). CICC, page 81-84. IEEE, (2006)Injection Spurs due to Reference Frequency Retiming by a Channel Dependent Clock at the ADPLL RF Output and its Mitigation., , and . ISCAS, page 3291-3294. IEEE, (2007)All-digital PLL and transmitter for mobile phones., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 40 (12): 2469-2482 (2005)Quantization Noise Improvement of Time to Digital Converter (TDC) for ADPLL., , , , , , , , and . ISCAS, page 1020-1023. IEEE, (2009)All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS., , , , , , , , , and 11 other author(s). IEEE J. Solid State Circuits, 39 (12): 2278-2291 (2004)A 0.8mm2 all-digital SAW-less polar transmitter in 65nm EDGE SoC., , , , , , , , , and 8 other author(s). ISSCC, page 58-59. IEEE, (2010)A 24mm2 Quad-Band Single-Chip GSM Radio with Transmitter Calibration in 90nm Digital CMOS., , , , , , , , , and 23 other author(s). ISSCC, page 208-209. IEEE, (2008)A discrete time quad-band GSM/GPRS receiver in a 90nm digital CMOS process., , , , , , , , , and 10 other author(s). CICC, page 809-812. IEEE, (2005)Spur-free all-digital PLL in 65nm for mobile phones., , , , , , and . ISSCC, page 52-54. IEEE, (2011)