Author of the publication

Compilers for leakage power reduction.

, , and . ACM Trans. Design Autom. Electr. Syst., 11 (1): 147-164 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power-Aware Scheduling for Parallel Security Processors with Analytical Models., , , , , and . LCPC, volume 3602 of Lecture Notes in Computer Science, page 470-484. Springer, (2004)Translating AArch64 Floating-Point Instruction Set to the x86-64 Platform., , and . ICPP Workshops, page 12:1-12:7. ACM, (2019)PALF: compiler supports for irregular register files in clustered VLIW DSP processors., , and . Concurr. Comput. Pract. Exp., 19 (18): 2391-2406 (2007)Compilers for leakage power reduction., , and . ACM Trans. Design Autom. Electr. Syst., 11 (1): 147-164 (2006)Offworker: An Offloading Framework for Parallel Web Applications., and . WISE, volume 13724 of Lecture Notes in Computer Science, page 170-185. Springer, (2022)VirtCL: a framework for OpenCL device abstraction and management., , , and . PPoPP, page 161-172. ACM, (2015)Enabling OpenCL Preemptive Multitasking Using Software Checkpointing., and . ICPP Workshops, page 15:1-15:7. ACM, (2018)Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs., , , and . ACM Trans. Design Autom. Electr. Syst., 20 (1): 9:1-9:34 (2014)Compiler Analysis and Supports for Leakage Power Reduction on Microprocessors., , and . LCPC, volume 2481 of Lecture Notes in Computer Science, page 45-60. Springer, (2002)Vector-aware register allocation for GPU shader processors., and . CASES, page 99-108. IEEE, (2015)