From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Natsui, Masanori
add a person with the name Natsui, Masanori
 

Другие публикации лиц с тем же именем

Energy-Aware Multiple-Valued Current-Mode Sequential Circuits Using a Completion-Detection Scheme., , , и . IEICE Trans. Inf. Syst., 93-D (8): 2080-2088 (2010)Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing., , , , , , , , и . Proc. IEEE, 104 (10): 1844-1863 (2016)Error-Sensitivity-Aware Write-Energy Optimization for an MTJ-Based Binarized Neural Network., , и . ICECS, стр. 1-4. IEEE, (2023)Timing-Variation-Aware Multiple-Valued Current-Mode Circuit for a Low-Power Pipelined System., , , и . ISMVL, стр. 60-65. IEEE Computer Society, (2009)Context-Based Error Correction Scheme Using Recurrent Neural Network for Resilient and Efficient Intra-Chip Data Transmission., , и . ISMVL, стр. 72-77. IEEE Computer Society, (2016)Scalable serial-configuration scheme for MTJ/MOS-hybrid variation-resilient VLSI system., и . NEWCAS, стр. 97-100. IEEE, (2012)Fabrication of a MTJ-based multilevel resistor towards process-variaton-resilient logic LSI., и . NEWCAS, стр. 468. IEEE, (2014)VLSI circuit design using an object-oriented framework of evolutionary graph generation system., , , и . IEEE Congress on Evolutionary Computation, стр. 115-122. IEEE, (2003)Systematic Intrusion Detection Technique for an In-vehicle Network Based on Time-Series Feature Extraction., , и . ISMVL, стр. 56-61. IEEE Computer Society, (2018)Three-terminal MTJ-based nonvolatile logic circuits with self-terminated writing mechanism for ultra-low-power VLSI processor., , , и . DATE, стр. 548-553. IEEE, (2017)